

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
27 November 2003 (27.11.2003)

PCT

(10) International Publication Number  
**WO 03/098586 A1**

(51) International Patent Classification<sup>7</sup>: **G09G 3/288**

(74) Agents: **PARK, Keon-Woo** et al.; 648-15, Yeoksam-dong Gangnam-gu, Seoul 135-080 (KR).

(21) International Application Number: **PCT/KR03/00987**

(22) International Filing Date: **17 May 2003 (17.05.2003)**

(25) Filing Language: **Korean**

(26) Publication Language: **English**

(30) Priority Data:  
**10-2002-27360 17 May 2002 (17.05.2002) KR**

(71) Applicant (for all designated States except US): **YIENT CO., LTD.** [KR/KR]; 927-2 Weolam-dong, Talseo-gu, 704-320 Taegu (KR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **TAE, Heung-Sik** [KR/KR]; Wangsanwoobangtown 102dong 402ho Jimyo-dong Dong-gu, 701-838 Taegu (KR). **CHIEN, Sung-II** [KR/KR]; Palgong 2cha Boseongtown 207dong 1411ho Jimyo-dong 327 Dong-gu, 701-771 Taegu (KR). **CHO, Ki-Duck** [KR/KR]; 123-3 Myeongseo2-dong Changwon-si, 641-814 Gyeongsangnam-do (KR).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **DRIVING METHOD FOR FAST ADDRESSING TECHNIQUE IN AN AC-PDP**



(57) Abstract: The present invention relates generally to a method of driving alternating current plasma display panel and, more particularly, to a driving method, in which in an address period, a discharge initiating pulse and a wall charge accumulating pulse are applied to a scan electrode and an address pulse having an interval superposed on the discharge initiating pulse is applied to an address electrode, so that the width of the address pulse required for an address process is considerably reduced, thus being capable of performing high-speed addressing. The present invention provides a method of driving an Alternating Current (AC) Plasma Display Panel (PDP) in an address period to write image data, the AC PDP having a plurality of discharge cells for implementing images and a plurality of scan and address electrodes (Y and Z) for controlling the discharge cells, including, for a first line, a) an address discharge initiating step of initiating a discharge by applying a discharge initiating scan pulse to a scan electrode according to the image data, and an address pulse having a polarity opposite to that of the discharge initiating scan pulse to an address electrode while the scan pulse is applied; and b) a wall charge accumulating step of applying a wall charge accumulating scan pulse having a polarity opposite to that of the discharge initiating scan pulse and voltage size and width adjustable according to a number of wall charges desired to be accumulated.

WO 03/098586 A1

DRIVING METHOD FOR FAST ADDRESSING TECHNIQUE IN AN AC-  
PDP

Technical Field

The present invention relates generally to a method of driving alternating  
5 current plasma display panel and, more particularly, to a driving method, in  
which in an address period, a discharge initiating pulse and a wall charge  
accumulating pulse are applied to a scan electrode and an address pulse having an  
interval superposed on the discharge initiating pulse is applied to an address  
electrode, so that the width of the address pulse required for an address process is  
10 considerably reduced, thus being capable of performing high-speed addressing.

Background Art

FIG. 1a is a perspective view of a conventional Alternating Current (AC)  
type surface-discharge Plasma Display Panel (PDP) with front and back  
substrates thereof separated from each other, and FIG. 1b is a plan view of the  
15 conventional AC PDP. Referring to the drawings, an AC type surface-discharge  
PDP includes a front substrate 1, and a back substrate 2 adapted to have the same  
area as the front substrate 1 and positioned in parallel with the front substrate 1.

The front substrate 1 includes a plurality of sustain electrode lines X and  
Y each consisting of a transparent electrode 6 and a bus electrode 7 of low  
20 resistivity to apply voltage waveforms, a dielectric layer 8 formed among the  
sustain electrode lines X and Y to restrict a discharge current, and a protective  
layer 9 formed on the dielectric layer 8 to protect sustain electrode lines X and Y.  
The back substrate 2 includes a plurality of partition walls (or "barrier ribs") 3 for  
constituting a plurality of discharge spaces, a plurality of address electrode lines 4  
25 positioned between the partition walls 3 to be perpendicular to the sustain  
electrode lines X and Y, and a fluorescent film 5 formed on the side and bottom

surfaces of the discharge spaces to cover the address electrode lines 4 to receive Vacuum UltraViolet (VUV) rays generated during a discharge and emit visible rays.

FIG. 2a is an entire driving waveform chart showing waveforms applied to the electrode lines X, Y and Z for a sub-field in a conventional AC PDP. FIG. 2b is an enlarged waveform chart that is plotted for a reset period, an address period, and a period for which a single sustain pulse is applied. FIG. 2c is a diagram showing the behavior of discharges and wall charges during respective periods divided in the enlarged waveform chart of FIG. 2b.

A detailed description is made with reference to the drawings. FIG. 2a illustrates an example of voltage waveforms that are applied to the sustain electrode lines X and Y each consisting of the transparent and bus electrodes 6 and 7 of FIG. 1 and the address electrode lines 4. In terms of periods, the total period may be divided into a reset period, an address period and a sustain period. In the reset period, a pulse having the same voltage as a sustain pulse and being narrower than the sustain pulse and a pulse having a voltage lower than the sustain pulse and being wider than the sustain pulse are alternately applied to the sustain electrode lines X and Y as shown in FIG. 2a so that the non-uniform state of wall charges generated while the AC PDP displays previous information are made uniform over the entire panel. In the address period, only target cells are addressed using a voltage difference between the one side sustain electrode lines X, that is scan electrodes, and the address electrode lines Z in such a way as to stack wall charges after an address discharge. In the sustain period, visible rays are emitted from the cells addressed in the address period by applying an alternating voltage to the both side sustain electrode lines X and Y, so that information is displayed.

The internal states of a discharge space during the respective periods are described with reference to FIGS. 2b and 2c. T11 is an interval that exhibits the internal state of the discharge space after reset pulses have been applied to the electrodes in a preceding reset period. In this interval following the reset period,

wall charges hardly exist in the inside of the discharge space, or wall charges are uniformly distributed over the panel. T12 is an interval in which an address discharge is generated due to the voltage difference between the scan electrode Y and the address electrode Z. In this interval, as charges of a polarity opposite to that of the voltages applied to the scan and address electrodes Y and Z begin to be accumulated at the same time that an address discharge starts, the intensity of an electric field actually applied to the discharge space is reduced, thus extinguishing the address discharge. T13 is an interval in which wall charges are produced using an electric field generated by a voltage difference between the scan electrodes Y and the address electrodes Z. In this interval, space charges existing for a certain period after the extinguishments of the address discharge are accumulated under the scan and address electrode Y and Z. T14 is an interval that exhibits the internal state of the discharge space after the address discharge and the accumulation of wall charges. In this interval, after voltages applied to the electrodes to generate the address discharge die out, the accumulated wall charges maintain the state thereof in which the wall charges are accumulated under the electrodes. T15 is an interval in which a sustain pulse is applied through the sustain electrode X so that a sustain discharge is generated. When a voltage of the same polarity as that of the accumulated wall charges is applied between two sustain electrodes X and Y, the sum of the applied voltage and a voltage resulting from the wall charges is actually applied to the discharge space, so that the sustain discharge is generated and charges of a polarity opposite to that of the applied voltage begin to be accumulated, thus reducing the intensity of an electric field applied to the inside of the discharge space and, therefore, extinguishing the discharge. T16 is an interval in which space charges are converted into wall charges using an electric field generated by the voltage difference between the two sustain electrodes X and Y. In this interval, the space charges that exist after the discharge has been extinguished are allowed to be accumulated under the two sustain electrodes X and Y. T17 is an interval that exhibits the internal state of the discharge space after the sustain discharge

and the accumulation of the wall charges. In this interval, after voltages applied to the electrodes to generate the sustain discharge die out, the accumulated wall charges maintain the state thereof in which the wall charges are accumulated under the electrodes, and will be used for the next discharge.

5           The wall charges accumulated in T13 of FIG. 2b are caused by the electric field resulting from the voltage difference between the scan electrode Y and the address electrode Z, and are mainly accumulated under the scan electrode Y and the address electrode Z. In contrast, the sustain discharge generated in T15 is generated by the voltage difference between the two sustain electrodes X and Y, so that the wall charges accumulated under the address electrode Z in T13  
10 do not contribute to the sustain discharge of T15 and a first sustain discharge becomes weaker than later sustain discharges. To overcome these problems, various schemes have been proposed.

In the meantime, since the sufficient accumulation of wall charges is  
15 required for the stable generation of a discharge after the address period, the pulse applied between the scan electrode Y and the address electrode X in T12 and T13 of FIG. 2b requires a width of more than about 3  $\mu\text{m}$  to accumulate the corresponding accumulation of the wall charges. Additionally, in the address process of the address period, addressing is performed using a discharge  
20 generated by the application of an address pulse through the address electrode Z on a scan line designated by the application of a scan pulse to the scan electrode Y, so that the address pulse cannot address a plurality of scan lines at the same time and the time required to address a single scan line is equal to or more than 3  $\mu\text{m}$ . As a result, the time required to address the entire panel in a single sub-  
25 field is the product of the horizontal resolution of the panel and the time required to address the single scan line. For example, in the case of a PDP having Video Graphics Array (VGA)-level resolution (640 $\times$ 480),  $480 \times 3 \mu\text{s} = 1.44 \text{ ms}$  is required.

FIG. 3a is a diagram showing waveforms applied for a single TeleVision  
30 (TV) field (16.67 ms) during the driving of the conventional PDP with respect to

respective periods. FIG. 3b is a diagram showing times required for respective periods for a single TV field. A general case consists of eight sub-fields and each of the sub-fields is designated to exhibit a brightness of 1, 2, 4, 8, 16, 32, 64 or 128, so that a total of 256 brightnesses ranging from 0 to 255 can be obtained by the combination of various sub-fields. Further, a single sub-field consists of a reset period, an address period and a sustain period. When a general PDP having VGA-level resolution is driven, the time required for the reset period is about 1.44 ms in a single sub-field, the time required for the address period is about 1.44 ms and the time required for the sustain period is 10  $\mu$ s to 1.28 ms according to a designated brightness. Accordingly, as shown in FIG. 3b, the reset period occupies 14% in a single TV field, the address period occupies 69%, and the sustain period occupies 17%, so that a light emission period is very short compared to the entire period and, therefore, this short light emission period considerably influences a reduction in the luminance of the PDP. When a PDP having Extended Graphics Array (XGA)-level resolution (1024 $\times$ 768) corresponding to a High Definition TV (HDTV) is driven, the time required for the reset period is about 300  $\mu$ s and the time required for the address period is 768 $\times$ 3  $\mu$ s=2.304 ms in a single sub-field, so that the sum of the times required for the reset and address periods is 20.382 ms in a single TV field and exceeds a single TV field time of 16.67 ms. Accordingly, a light emitting period cannot exist, and the driving of the PDP is impossible. There are many cases where sub-fields of a number more than eight are employed in a single TV field to reduce problems in image quality generated in a general PDP. In these cases, the light emission period is further reduced. The reduction of the above-described problems can be achieved by reducing the time required for the address period through high-speed addressing. Accordingly, various methods for such high-speed addressing have been proposed.

Of the methods for the high-speed addressing of an AC PDP, there are a driving method of performing an address discharge in a sustain period, a method in which each address electrode of a PDP is divided into upper and lower

electrodes, a driving method using a priming effect, and a multi-block scan method. In the driving method of performing an address discharge in a sustain period, a reset period, an address period and a sustain period are not divided from each other, and sustain discharges are performed on the remaining scan lines while an address process is performed on a designated scan line. However, this method is problematic in that when a sustain discharge is generated on a different line, an address pulse is applied to an address electrode placed across a plurality of lines, so that the driving of the PDP becomes unstable. In the method in which each address electrode of a PDP is divided into upper and lower electrodes, the address electrode is physically divided into two halves and an upper side line and a lower side line are simultaneously addressed, so that the time required for the address period is reduced to 1/2. However, this method is problematic in that double address circuits are required. The driving method using a priming effect is the method that causes the rapid generation of a discharge and reduces the width of an address waveform in such a way as to produce metastable particles in a discharge space by generating a strong discharge prior to an address process. The problem of this method is that unnecessary light emission is generated due to the strong discharge to generate metastable particles, thus reducing color contrast, and the number of metastable particles is reduced as time elapses, thus causing the address discharges on upper and lower lines to be different. The multi-block scan method is the method in which a PDP is divided into various blocks over the upper and lower parts thereof and reset, address and sustain periods are separated from each other in each block, and reset and address processes are performed in different blocks while a sustain discharge is generated in a block. However, this method is also problematic in that when a sustain discharge is generated on a different line, an address pulse is applied to an address electrode placed across a plurality of lines, so that the driving of the PDP becomes unstable.

Disclosure of the Invention

Accordingly, the present invention has been made keeping in mind the above problems occurring in the prior art, and an object of the present invention is to provide a method of driving an AC PDP, in which the time for which a designated scan line occupies an address electrode is minimally reduced and the time required to address an entire panel is reduced by dividing a discharge initiating interval and a wall charge accumulating interval using two scan pulses in the address period, so that a light emission time is lengthened in a single TV field, thus providing the effects in which the luminance of the AC PDP is improved, the AC PDP having XGA-level resolution can be allowed to be stably driven without changing the structure thereof, and reduced luminance due to the reduction of the light emission time can be compensated for when the number of sub-fields is increased to improve image quality.

In more detail, the present invention proposes driving waveforms in which in an address period, a discharge initiating pulse having a width narrower than that of a conventional single pulse and a wall charge accumulating pulse having a polarity opposite to that of the discharge initiating pulse and a width wider than that of the discharge initiating pulse are continuously applied to a scan electrode of a line on which a scan process is performed, and, at the same time, an address pulse having an interval superposed on the narrow discharge initiating pulse is applied to an address electrode for generating an address discharge. When these waveforms are employed, it is possible that the address time required on a designated scan line is reduced to the time corresponding to the width of a narrow discharge initiating pulse and, accordingly, high-speed addressing is enabled by considerably reducing the address periods of the entire panel, so that the time ratio occupied by a sustain period in a single TV field is relatively increased, thus increasing the overall luminance of the panel and being capable of compensating for luminance when sub-fields are divided to improve image quality.



In order to accomplish the above object, the present invention provides a method of driving an AC PDP in an address period to write image data, the AC PDP having a plurality of discharge cells for implementing images and a plurality of scan and address electrodes (Y and Z) for controlling the discharge cells, including, for a first line, a) an address discharge initiating step of initiating a discharge by applying a discharge initiating scan pulse to a scan electrode according to the image data, and an address pulse having a polarity opposite to that of the discharge initiating scan pulse to an address electrode while the scan pulse is applied; and b) a wall charge accumulating step of applying a wall charge accumulating scan pulse having a polarity opposite to that of the discharge initiating scan pulse and voltage size and width adjustable according to a number of wall charges desired to be accumulated.

Preferably, the wall charge accumulating scan pulse may have a voltage lower than the discharge initiating scan pulse.

Preferably, the wall charge accumulating scan pulse may be applied when a certain pause period elapses after the application of the discharge initiating scan pulse.

Preferably, the method may further include the step of maintaining a certain voltage on a common sustain electrode (X) during a partial interval of the address period.

Preferably, the method may further include the step of generating a full-scale address discharge in a reset period prior to the address period to reduce necessary voltage of pulses applied to the electrodes in the address period.

Preferably, the discharge initiating scan pulse may have a positive voltage with respect to a reference potential.

Preferably, the discharge initiating scan pulse may have a negative voltage with respect to a reference potential.

Preferably, the method may further include, for a second scan line, c) an address discharge initiating step of initiating a discharge by applying a discharge initiating scan pulse to a scan electrode according to the image data, and an

address pulse having a polarity opposite to that of the discharge initiating scan pulse to an address electrode while the scan pulse is applied; and d) a wall charge accumulating step of applying a wall charge accumulating scan pulse having a polarity opposite to that of the discharge initiating scan pulse and voltage size and width adjustable according to a number of wall charges desired to be accumulated; wherein the discharge initiating scan pulse for the second scan line is applied just after the discharge initiating scan pulse for the first scan line is terminated so as to reduce a total address period for the first and second scan lines.

10 Preferably, an application interval of the discharge initiating scan pulse for the second scan line may have an interval that is superposed on an application interval of the wall charge accumulating scan pulse for the first scan line.

#### Brief Description of the Drawings

15 FIG. 1a is a perspective view showing the structure of a conventional AC type surface-discharge PDP;

FIG. 1b is a plan view showing the structure of the conventional AC type surface-discharge PDP;

FIG. 2a is a driving waveform chart showing waveforms applied to respective electrodes during the driving of a conventional AC PDP;

20 FIG. 2b is an enlarged waveform chart for a reset period, an address period and a period in the driving waveform chart showing waveforms applied to respective electrodes during the driving of the conventional AC PDP;

25 FIG. 2c is a diagram showing the behavior of discharges and wall charges for a reset period, an address period and a period for which a single sustain pulse is applied during the driving of the conventional AC PDP;

FIG. 3a is a diagram showing the temporal structure of sub-fields applied to display a single TV screen in the convention AC PDP;

FIG. 3b is a diagram showing the time ratios of respective periods in a

single sub-field in the conventional AC PDP;

FIG. 4 is a waveform chart illustrating the variation of a voltage, a current and infrared rays with time for a single address discharge during the driving of the conventional AC PDP;

5        FIG. 5 is a diagram showing waveforms that are applied to respective electrodes in the conventional AC PDP, and waveforms that are applied to respective electrodes in accordance with the present invention;

10       FIG. 6a is a chart showing an example of waveforms applied to the electrodes during the driving of the AC PDP in accordance with the present invention;

FIG. 6b is an enlarged waveform chart for the reset period, the address period and the sustain period in the chart showing waveforms applied to the respective electrodes during the driving of the AC PDP in accordance with the present invention;

15       FIG. 6c is a diagram showing the behavior of discharges and wall charges for the reset period, the address period and the sustain period during the driving of the AC PDP in accordance with the present invention;

20       FIG. 7a is a schematic diagram showing the influence of the address discharge of an adjacent scan line in a cell in which a preceding address discharge has been generated in the address period of the AC PDP using the behavior of a discharge and wall charges in accordance with the present invention;

25       FIG. 7b is a schematic diagram showing the influence of the address discharge of an adjacent scan line in a cell in which a preceding address discharge has not been generated using the behavior of a discharge and wall charges in accordance with the present invention;

FIG. 8a is a diagram showing the temporal structure of sub-fields applied to display a single TV screen in the AC PDP of the present invention;

FIG. 8b is a diagram showing the time ratios of respective periods in a single sub-field in the AC PDP of the present invention; and

30       FIGS. 9a, 9b, 9c and 9d are waveform charts showing modified

waveforms that can be applied to the respective electrodes to perform high-speed addressing of the AC PDP of the present invention.

<Description of reference numerals of principal elements of the drawings>

- |   |                     |                          |
|---|---------------------|--------------------------|
| 5 | 1: front substrate  | 2: back substrate        |
|   | 3: partition wall   | 4: address electrode     |
|   | 5: fluorescent film | 6: transparent electrode |
|   | 7: bus electrode    | 8: dielectric layer      |
|   | 9: protective layer |                          |

#### 10 Best Mode for Carrying Out the Invention

Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the attached drawings. Attention should be paid to the fact that, in attaching reference numerals to the elements of the drawings, the same reference numerals have been used throughout the different drawings to designate the same or similar elements.

FIG. 4 is a waveform chart illustrating the variation of a voltage, a current and infrared rays with time in a single address discharge generated by a scan pulse and an address pulse in a general address process. In FIG. 4, the infrared rays are generated along the same reaction path as VUV rays, so that the variation of the VUV rays with time can be traced using the infrared rays. After a displacement current corresponding to an electric charging flows due to the structural characteristic of the PDP, in which respective electrodes are covered with a dielectric material, in the interval of the introduction of scan and address pulses, an address discharge is generated by the voltage difference between the scan and address pulses, a discharge current flows and infrared rays are emitted in T22. After the address discharge has begun, the discharge is rapidly extinguished by the wall charges accumulated on the respective electrodes. In T23, the space charges that exist after the discharge has been extinguished are

converted into wall charges by a voltage difference continuously applied, and are accumulated. In the falling regions of the scan and address pulses, displacement currents generated due to the structural characteristics of the PDP flow again. When the introduction stage in which the voltages are applied to the respective electrodes, the discharge generation stage and the voltage sustain stage are  
5 evaluated in terms of time, these stages occupy 0.3  $\mu$ s, 0.6  $\mu$ s and 3  $\mu$ s.

FIG. 5 shows waveforms that are applied to respective electrodes in a conventional AC PDP, and waveforms that are applied to respective electrodes in accordance with the present invention. Since the discharge and the  
10 accumulation of the charges are performed in the same process as described above with reference to FIG. 4, the waveforms applied to the electrodes in the convention AC PDP during the address discharge each have a width of a value more than 0.3  $\mu$ s so that the sufficient accumulation of the wall charges is achieved to stabilize the sustain discharge. In the present invention, a time for  
15 which a designated line occupies the address electrode can be minimally reduced and a time which is required for the address period can be decreased by applying a double voltage having different voltage values and polarities as the scan pulse applied to the scan electrode of the designated line and, therefore, allowing the discharge and the accumulation of the wall charges to be separately performed.

20 Referring to FIG. 5, when the narrow scan pulse is applied through the scan electrode for 0.6  $\mu$ s that ranges from the generation of the discharge to the extinguishment of the discharge and, at the same time, a pulse having a polarity opposite to that of the scan pulse and a voltage capable of satisfying the condition in which the voltage difference between the scan and address electrodes can  
25 trigger the discharge is applied, the address discharge is generated and, at the same time, space charges generated by the discharge are accumulated under the electrodes, so that the discharge is rapidly extinguished. Thereafter, when a pulse of a polarity opposite to that of the pulse applied to the scan electrode is applied for 3  $\mu$ s, a reverse discharge can be generated by a low voltage through  
30 the use of the space charges having been generated and excited particles, and a

complete address process is accomplished by converting the space charges generated by the discharge into wall charges and accumulating the converted wall charges. In this case, about 0.6  $\mu$ s, which satisfies the condition that the sum of the address and scan pulses can generate the address discharge, is sufficient for the width of the address pulse, and the address pulse can be directly used in the address process of the next scan line, so that the time occupied for the address electrode in a single scan line is reduced from 3  $\mu$ s to 0.6  $\mu$ s and the time required to address the entire panel can be reduced to about 1/5 of that of the prior art.

FIG. 6a is an overall driving waveform chart showing waveforms applied to the electrodes X, Y and Z during a single sub-field in the AC PDP in a preferred embodiment of a driving method for performing the high-speed addressing of the present invention. FIG. 6b is an enlarged waveform chart that is plotted for the reset period, the address period and the period for which a single sustain pulse is applied, in accordance with the present invention. FIG. 6c is a diagram showing the behavior of discharges and wall charges during respective intervals divided in the enlarged waveform chart of FIG. 6b.

A detailed description is made with reference to FIGS. 6a, 6b and 6c. T31 is an interval that exhibits the internal state of the discharge space after reset pulses have been applied to the electrodes in the preceding reset period. After the reset period, wall charges hardly exist in the inside of the discharge space, or wall charges are uniformly distributed over the panel. T32 is an interval in which an address discharge is generated due to the voltage difference between the scan electrode Y and the address electrode Z. When a scan pulse having a width of 0.6  $\mu$ s ranging from the generation of the address discharge to the extinguishments of the discharge is applied to the scan electrode and, at the same time, a pulse having a polarity opposite to that of the scan pulse and having a voltage capable of satisfying the condition in which the voltage difference between the scan and address electrodes can trigger the discharge is applied, space charges generated by the discharge are accumulated under the electrodes at the same time that the address discharge is generated, so that the intensity of an

electric field applied to the inside of the discharge space is reduced and, therefore, the discharge is rapidly extinguished. T33 is an interval in which a reverse discharge is generated by applying a pulse of a polarity opposite to that of the pulse applied to the scan electrode Y. When the pulse is applied for 3  $\mu$ s, the reverse discharge can be generated between the two sustain electrodes X and Y by a low voltage through the use of the generated space charges or excited particles, and the space charges generated by the discharge are accumulated under the electrodes at the same time that the address discharge is generated, so that the discharge is rapidly extinguished. T34 is an interval in which wall charges are accumulated using the voltage difference between the two sustain electrodes X and Y. In this interval, space charges existing for a certain time after the extinguishment of the discharge in F33 are accumulated under the two sustain electrodes X and Y. T35 is an interval that exhibits the internal state of the discharge space after the address discharge and the accumulation of wall charges. In this interval, after voltages applied to the electrodes to generate the address discharge die out, the accumulated wall charges maintain the state thereof in which the wall charges are accumulated under the electrodes. T36 is an interval in which a sustain pulse is applied through the sustain electrode Y and, consequently, a sustain discharge is generated. In this interval, when a voltage of the same polarity as that of the accumulated wall charges is applied between two sustain electrodes X and Y, the sustain discharge is generated and charges of a polarity opposite to that of the applied voltage begin to be accumulated, so that the discharge is extinguished. T37 is an interval in which space charges are converted into wall charges using an electric field generated by the voltage difference between the two sustain electrodes X and Y. In this interval, the space charges that exist after the discharge has been extinguished are allowed to be accumulated under the two sustain electrodes X and Y. T38 is an interval that exhibits the internal state of the discharge space after the sustain discharge and the accumulation of the wall charges. In this interval, after voltages applied to the electrodes to generate the sustain discharge die out, the accumulated wall

charges maintain the state thereof in which the wall charges are accumulated under the electrodes, and will be used for the next discharge.

In that case, since  $0.6\ \mu\text{s}$ , which is the condition to generate the address discharge in T32 of FIG. 6b, is sufficient for the time required to address a single scan line, the address electrode can be used in the address process of the next address line, through which the time required for the address period of a single sub-field can be considerably reduced. As a result, the time required to address the entire panel in a single sub-field  $480 \times 0.6\ \mu\text{s} + 3\ \mu\text{s} = 0.291\ \text{ms}$  in the case of a PDP supporting VGA-level resolution ( $640 \times 480$ ).

FIGS. 7a and 7b are diagrams showing the influence of the address discharge of an adjacent scan line during the address period of the AC PDP in accordance with the present invention using the behavior of a discharge and wall charges. FIG. 7a is a schematic diagram showing the influence of the address discharge of the adjacent scan line in a cell in which a preceding address discharge has been generated. When an address discharge is generated on a first scan line Line 1 in T41, and a reverse discharge is generated on the first scan line Line 1 and another address discharge is generated on a second scan line Line 2 in T42, the maximum difference between voltages applied to the electrodes on the first scan line Line 1, which is not a designated scan line, during T41 is  $V_A$ , thus preventing the problem of an erroneous discharge, and the maximum difference between voltages applied on the second scan line Line 1, which is not a designated scan line, during T42 is  $V_O$ , so that a reverse discharge generated between the two sustain electrodes X and Y is not considerably influenced by a voltage applied to the address voltage Z, thus generating a stable discharge. FIG. 7b is a schematic diagram showing the influence of the address discharge of an adjacent scan line in a cell in which a preceding address discharge has not been generated. When an address discharge is not generated on the first scan line Line 1 in T51, and an address discharge is generated on the second scan line Line 2 in T52, the maximum difference between voltages applied on the first scan line Line 1, which is not a designated scan line, is  $V_O - V_A$ , thus preventing the



problem of an erroneous discharge.

FIG. 8a is a diagram showing waveforms applied for a single TV field (16.67 ms) during the driving of the PDP of the present invention with respect to respective periods. FIG. 8b is a diagram showing times required with respect to  
5 respective periods for a single TV field. When the PDP of the present invention having VGA-level resolution is driven using eight sub-fields, the time required for the reset period in a single sub-field is about 0.3 ms, the time required for the address period is about 0.291 ms, the time required for the sustain period is 47  $\mu$ s to 5.99 ms depending upon designated luminance. Accordingly, as shown in  
10 FIG. 8b, in a single field, the reset period occupies 14%, the address period occupies 14% and the sustain period occupies 72%, so that the time required for the address period decreases to 1/5 and the time required for the sustain period increases four times compared to the conventional PDP driving method, thus considerably contributing to the increase of the luminance of the PDP. In  
15 particular, when a PDP having Extended Graphics Array (XGA)-level resolution (1024 $\times$ 768) corresponding to a High Definition TV (HDTV) is driven, the time required for the reset period is about 300  $\mu$ s and the time required for the address period is 768 $\times$ 0.6  $\mu$ s+3  $\mu$ s=0.291 ms in a single sub-field, so that the sum of the times required for the reset and address periods is 6.11 ms in a single TV field.  
20 Accordingly, since a time of more than 10 ms out of a single TV field time of 16.67 ms can be assigned to a light emitting period, the driving of the PDP is sufficiently enabled. Further, in the case where twelve sub-fields are employed in order to reduce various problems in image quality that occur in a general PDP, the sustain period more than 9.5 ms can be assured, so that stable luminance can  
25 be secured.

FIGS. 9a, 9b, 9c and 9d are diagrams showing embodiments using various modifications of waveforms applied to the scan and address electrodes in a driving method of performing a high-speed address process, which is derived from the same inventive concept as the above-described embodiment. FIG. 9a is  
30 a diagram showing a modified embodiment including the step of generating a

full-scale address discharge so that wall charges are uniformly accumulated or excited particles are generated to reduce the size of a necessary voltage to be applied to trigger the address discharge in the address process, in the reset process prior to the address period. FIG. 9b is a diagram showing a modified  
5 embodiment that is constructed to have a short pause period ranging from the application of a discharge initiating scan pulse before the application of a wall charge accumulating scan pulse to prevent an erroneous discharge that can be generated by the rapid voltage variation of the scan pulse. FIG. 9c is a diagram indicating that the present invention can be properly modified to generate the  
10 same function as the above-described embodiment even though the polarity of the scan and address pulses varies. FIG. 9d is a diagram showing another modified embodiment including the step of maintaining a certain-sized voltage other than a reference potential on a command sustain electrode X in the address process.

As described above, although the specific embodiments have been  
15 described above, various modifications are possible without departing from the scope of the invention as a matter of course. Accordingly, the scope of the present invention is not limited to the above-described embodiments, but should be determined by equivalents for the attached claims as well as the attached claims.

## 20 Industrial Applicability

In accordance with the present invention, the time for which a designated scan line occupies an address electrode is minimally reduced and the time required to address an entire panel is reduced by dividing a discharge initiating interval and a wall charge accumulating interval using two scan pulses in the  
25 address period, so that a light emission time is lengthened in a single TV field. Accordingly, there can be provided the driving method in which the luminance of the AC PDP is improved, the AC PDP having XGA-level resolution can be allowed to be stably driven without changing the structure thereof, and reduced

luminance due to the reduction of the light emission time can be compensated for when the number of sub-fields is increased to improve image quality, thus being capable of implementing a high image quality PDP.

Claims

1. A method of driving an Alternating Current (AC) Plasma Display Panel (PDP) in an address period to write image data, the AC PDP having a plurality of discharge cells for implementing images and a plurality of scan and address electrodes (Y and Z) for controlling the discharge cells, comprising, for a first line:

5 a) an address discharge initiating step of initiating a discharge by applying a discharge initiating scan pulse to a scan electrode according to the image data, and an address pulse having a polarity opposite to that of the discharge initiating scan pulse to an address electrode while the scan pulse is applied; and

10 b) a wall charge accumulating step of applying a wall charge accumulating scan pulse having a polarity opposite to that of the discharge initiating scan pulse and voltage size and width adjustable according to a number of wall charges desired to be accumulated.

15 2. The method as set forth in claim 1, wherein the wall charge accumulating scan pulse has a voltage lower than the discharge initiating scan pulse.

20 3. The method as set forth in claim 1, wherein the wall charge accumulating scan pulse is applied when a certain pause period elapses after the application of the discharge initiating scan pulse.

4. The method as set forth in claim 1, further comprising the step of maintaining a certain voltage on a common sustain electrode (X) during a partial interval of the address period.

25 5. The method as set forth in claim 1, further comprising the step of generating a full-scale address discharge in a reset period prior to the address

period to reduce necessary voltage of pulses applied to the electrodes in the address period.

6. The method as set forth in claim 1, wherein the discharge initiating scan pulse has a positive voltage with respect to a reference potential.

5           7. The method as set forth in claim 1, wherein the discharge initiating scan pulse has a negative voltage with respect to a reference potential.

8. The method as set forth in claim 1, further comprising, for a second scan line:

10           c) an address discharge initiating step of initiating a discharge by applying a discharge initiating scan pulse to a scan electrode according to the image data, and an address pulse having a polarity opposite to that of the discharge initiating scan pulse to an address electrode while the scan pulse is applied; and

15           d) a wall charge accumulating step of applying a wall charge accumulating scan pulse having a polarity opposite to that of the discharge initiating scan pulse and voltage size and width adjustable according to a number of wall charges desired to be accumulated;

20           wherein the discharge initiating scan pulse for the second scan line is applied just after the discharge initiating scan pulse for the first scan line is terminated so as to reduce a total address period for the first and second scan lines.

9. The method as set forth in claim 8, wherein an application interval of the discharge initiating scan pulse for the second scan line has an interval that is superposed on an application interval of the wall charge accumulating scan pulse for the first scan line.

1/11

Fig. 1a





Fig. 1b



2/11

Fig. 2a





Fig. 2b



3/11

Fig. 2c




Fig. 3a





Fig. 3b





4/11

Fig. 4






Fig. 5




5/11

Fig. 6a



6/11

Fig. 6b



7/11

Fig. 6c





Fig. 7a



8/11

Fig. 7b





Fig. 8a




9/11

Fig. 8b



Fig. 9a



10/11

Fig. 9b






Fig. 9c



11/11



Fig. 9d





# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/KR03/00987

| <b>A. CLASSIFICATION OF SUBJECT MATTER</b>  |   |  |
|---|---|--|
| IPC7 G09G 3/288   |   |  |
| According to International Patent Classification (IPC) or to both national classification and IPC   |   |  |
| <b>B. FIELDS SEARCHED</b>   |   |  |
| Minimum documentation searched (classification system followed by classification symbols)<br>IPC 7 G09G3/28 - 3/288   |   |  |
| Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched<br>KR, JP as above  |   |  |
| Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)<br>FPD, PAJ, USPAT   |   |  |
| <b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>   |   |  |
| Category*   | Citation of document, with indication, where appropriate, of the relevant passages      | Relevant to claim No.  |
| PA  | JP 2002- 351398 A (Matsushita Electric IND CO LTD) 6 DEC 2002<br>See abstract and Fig.1 | 1  |
| A   | JP 2002-72960 A ((Matsushita Electric IND CO LTD) 12 May 2002<br>See abstract and Fig.1 | 1  |
| A   | EP 1022713 A (NEC Corporation) 26 JUL 2000<br>See abstract and Fig.5A - 5E              | 1  |
| <input type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex.  |   |  |
| <p>* Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier application or patent but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&amp;" document member of the same patent family</p> |   |  |
| Date of the actual completion of the international search<br>01 SEPTEMBER 2003 (01.09.2003)   |   | Date of mailing of the international search report<br>01 SEPTEMBER 2003 (01.09.2003)   |
| Name and mailing address of the ISA/KR<br> Korean Intellectual Property Office<br>920 Dunsan-dong, Seo-gu, Daejeon 302-701,<br>Republic of Korea<br>Facsimile No. 82-42-472-7140   |   | Authorized officer<br>JEONG, Jae Heon<br>Telephone No. 82-42-481-5672<br> |

Form PCT/ISA/210 (second sheet) (July 1998)

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR03/00987

| Patent document<br>cited in search report | Publication<br>date | Patent family<br>member(s)       | Publication<br>date      |
|---|---------------------|----------------------------------|--------------------------|
| JP 2002-351398 A                          | 06/12/2002          | NONE                             |                          |
| JP 2002-72960 A                           | 12/03/2002          | NONE                             |                          |
| EP 1022713 A                              | 26/07/2000          | US 6573878 A<br>JP 2000-206933 A | 03/06/2003<br>08/09/2000 |

Form PCT/ISA/210 (patent family annex) (July 1998)